Introduction
To improve the Quality of Life (QOL) of the severely disabled people, a brain machine interface (BMI) /brain computer interface (BCI) has been researched. Especially, Electrocorticograms (ECoG) and neural spikes are attracting attention as a key signal to realize these systems. The movement of a prosthetic arm using these brain electrical signals has indeed been successfully demonstrated [1] . However, a large number of recording channels of brain electrical signals is required for realizing more detailed operation.
In this paper, a prototype 36-channel neural recording chip for a Human ECoG-based Real-time BMI System is presented. It enables high channel count recordings of brain signals from freely-behaving primates.
System Architecture
The proposed system architecture of the prototype 36-channel neural recording chip is shown in Fig. 1 . The system provides ac amplification, band-pass filtering, and 12-bit digitization to the recorded neural signals with fully programmable gain, bandwidth and channel selection. Both analog front-end (AFE) consist of a low-noise amplifier (LNA) and a variable gain amplifier (VGA). The AFE for ECoG has 32 recording channel; and ECoG signals are amplified to 40~80 dB and band limited to 0.01~100 Hz. The AFE for neural spike has 4 recording channel; and the neural spike signals are amplified to 40~80 dB and band limited to 0.1 Hz~10 kHz. Both output of the AFE are digitized at 32 kSps by 12 bit charge-redistribution SAR ADCs with 62 dB measured SNDR, and the resulting 1 Mbps raw data stream is serially transmitted off chip.
The schematic of a LNA for neural spike is shown in Fig. 2 . A critical component in the design of the recording channel is the first stage LNA, as it contributes most of the circuit noise. Generally a wide swing OTA or folded-cascode opamp are utilized for LNA to improve dynamic range, however these topologies have a dynamic range much larger than what is needed in the first stage LNA. To enhance noise/power efficiency of the AFE for neural spike, a telescopic cascode opamp is utilized for LNA [2] . The LNA consists of a fully-differential telescopic cascode opamp, AC coupled capacitors Cin, feedback capacitors Cf and feedback resistors implemented by cascade subthreshold-biased MOSFETs [3] .
Experimental Results
A chip micrograph of the neural recording chip fabricated by a 0.18-μm CMOS technology is shown in Fig. 3 . A total power consumption of the chip is 3.5 mW at a supply voltage of 1.8 V. The measured frequency response of voltage gain and input referred noise are shown in Fig. 4 . The LNA for neural spike achieved a variable bandwidth from 0.1 Hz to 10 kHz, an input referred noise of 13.8 μVrms (0.1 Hz~10 kHz) and power consumption of 1.2 μW. Harmonics due to power source and 60 Hz power line interference in the measurement setup are visible, but these will not be present in the battery-operated system. Figure 5 shows the noise/power performance of our LNA compared with estimated noise efficiency factor (NEF) [4] values from previous published LNA for neural spike applications [5, 6] . The NEF of our LNA is 3.5 which is the lowest value comparing with the previously reported design.
The measured DNL and INL of 12 bit SAR ADC are shown in Fig. 6(a) . The results are within ±1.5 LSB. The measured SNDR versus input amplitude is shown in Fig.  6(b) . The ADC achieved a SNDR of 62 dB and a power consumption of 140 μW at 32 kSps.
Conclusions
A 36-channel neural recording chip with improved power efficiency of LNA for Brain Machine Interface is proposed. The LNA for neural spike achieved an input referred noise of 13.8 μVrms (0.1 Hz~10 kHz), power consumption of 1.2 μW and NEF of 3.5. Ref [5] Ref [6] This work 
